

**NAME OF THE FACULTY** : POOJA  
**DISCIPLINE** : Computer Engineering  
**SEMESTER** : 3<sup>rd</sup>  
**SUBJECT** : DIGITAL ELECTRONICS  
**LESSON PLAN DURATION** : 15 weeks (from Sept 2022\_Jan 2023)  
**WORK LOAD PER WEEK (IN HOURS)** : LECTURE-03, PRACTIACL-03 PER GROUP

WEEK S.N.	THEORY		PRACTICAL		
	Lecture Hours	TOPIC (Including Assignment/Test)	Practical Hours		Experiment
1 <sup>st</sup>	1	<b>Introduction to Digital Electronics:</b> Distinction between analog and digital signal.	Group-1	1	Verification and interpretation of truth tables for AND, OR, NOT NAND, NOR and Exclusive OR (EXOR) and Exclusive NOR(EXNOR) gates
				2	
				3	
	2	Applications and advantages of digital signals.	Group-2	1	Verification and interpretation of truth tables for AND, OR, NOT NAND, NOR and Exclusive OR (EXOR) and Exclusive NOR(EXNOR) gates
				2	
				3	
2 <sup>nd</sup>	4	Conversion from decimal and hexadecimal to binary and vice-versa.	Group-1	1	Verification and interpretation of truth tables for AND, OR, NOT NAND, NOR and Exclusive OR (EXOR) and Exclusive NOR(EXNOR) gates
				2	
				3	
	5	Binary addition and subtraction including binary points. 1's and 2's complement method of addition/ subtraction	Group-2	1	Verification and interpretation of truth tables for AND, OR, NOT NAND, NOR and Exclusive OR (EXOR) and Exclusive NOR(EXNOR) gates
				2	
				3	
3 <sup>rd</sup>	7	Examples of 8421, BCD, excess-3 and Gray code	Group-1	1	Realization of logic functions with the help of NAND or NOR gates
				2	
				3	
	8	Concept of parity, single and double parity and error detection	Group-2	1	Realization of logic functions with the help of NAND or NOR gates
				2	
				3	
4 <sup>th</sup>	10	Definition, symbols and truth tables of NOT, AND, OR Gates	Group-1	1	To design a half adder using XOR and NAND gates and verification of its operation
				2	
				3	
	11	Definition, symbols and truth tables of NAND, NOR, EXOR Gates	Group-2	1	To design a half adder using XOR and NAND gates and verification of its operation
				2	
				3	
5 <sup>th</sup>	13	Introduction to TTL and CMOS logic families	Group-1	1	Construction of a full adder circuit using XOR and NAND gates and verify its operation
				2	
	14	<b>Assignment-1</b>		3	

5 <sup>th</sup>			Group-2	1	Construction of a full adder circuit using XOR and NAND gates and verify its operation
	15	<b>Sessional Test-1</b>		2	
				3	
6 <sup>th</sup>	16	<b>Logic Simplification:</b> Postulates of Boolean algebra, De Morgan's Theorems	Group-1	1	Revision Experiment Performed
				2	
				3	
	17	Implementation of Boolean (logic) equation with gates	Group-2	1	Revision Experiment Performed
				2	
	18	K-Map (up to 4 variables)		3	
7 <sup>th</sup>	19	Simple application in developing combinational logic circuits	Group-1	1	Verification of truth table for positive edge triggered, negative edge triggered, level triggered IC flip-flops (At least one IC each of D latch , D flip-flop, JK flip-flops
				2	
				3	
	20	<b>Arithmetic circuits:</b> Half adder and Full adder circuit	Group-2	1	Verification of truth table for positive edge triggered, negative edge triggered, level triggered IC flip-flops (At least one IC each of D latch , D flip-flop, JK flip-flops
				2	
	21	Half adder and Full adder circuit, design and implementation		3	
8 <sup>th</sup>	22	<b>Decoders, Multiplexers, Multiplexers and Encoder:</b> Introduction	Group-1	1	Verification of truth table for encoder and decoder ICs, Mux and DeMux
				2	
				3	
	23	Four bit decoder circuits for 7 segment display and decoder/driver ICs	Group-2	1	Verification of truth table for encoder and decoder ICs, Mux and DeMux
				2	
	24	Basic functions and block diagram of MUX and DEMUX with different ICs		3	
9 <sup>th</sup>	25	Basic functions and block diagram of Encoder	Group-1	1	To design a 4 bit SISO, SIPO, PISO, PIPO shift registers using JK/D flip flops and verification of their operation
				2	
				3	
	26	<b>Latches and flip flops:</b> Concept and types of latch with their working and applications	Group-2	1	To design a 4 bit SISO, SIPO, PISO, PIPO shift registers using JK/D flip flops and verification of their operation
				2	
	27	Operation using waveforms and truth tables of RS, T, D and Master/Slave JK flip flops.		3	
10 <sup>th</sup>	28	Difference between a latch and a flip flop.	Group-1	1	Revision Experiment Performed
				2	
				3	
	29	<b>Assignment-2</b>	Group-2	1	Revision Experiment Performed
				2	
	30	<b>Sessional Test-2</b>		3	
11 <sup>th</sup>	31	<b>Counters:</b> Introduction	Group-1	1	To design a 4 bit ring counter and verify its operation
				2	
				3	
	32	Introduction to Asynchronous counters	Group-2	1	To design a 4 bit ring counter and verify its operation
				2	
	33	Introduction to Synchronous counters		3	

12 <sup>th</sup>	34	Binary counters	Group-1	1	Use of Asynchronous Counter ICs (7490 or 7493)
				2	
				3	
	35	Divide by N ripple counters	Group-2	1	Use of Asynchronous Counter ICs (7490 or 7493)
				2	
				3	
13 <sup>th</sup>	37	<b>Shift Register:</b> Introduction and basic concepts including shift left and shift right. Serial in parallel out, serial in serial out	Group-1	1	Revision Experiment Performed
				2	
				3	
	38	Parallel in serial out, parallel in parallel out. Universal shift register.	Group-2	1	Revision Experiment Performed
				2	
				3	
14 <sup>th</sup>	40	Successive Approximation A/D Converter, detail study of Binary Weighted D/A converter, R/2R ladder D/A converter. Applications of A/D and D/A converter	Group-1	1	Revision Experiment Performed
				2	
				3	
	41	<b>Semiconductor Memories:</b> Memory organization, classification of Semiconductor memories	Group-2	1	Revision Experiment Performed
				2	
				3	
15 <sup>th</sup>	43	Introduction to 74181 ALU IC	Group-1	1	Revision Experiment Performed
				2	
				3	
	44	<b>Assignment- 3</b>	Group-2	1	Revision Experiment Performed
				2	
				3	
15 <sup>th</sup>	45	<b>Sessional Test- 3</b>	Group-2	1	Revision Experiment Performed
				2	
				3	